Skip to main content

Simultaneous SAT-Based Model Checking of Safety Properties

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNPSE,volume 3875))

Abstract

We present several algorithms for simultaneous SAT (propositional satisfiability) based model checking of safety properties. More precisely, we focus on Bounded Model Checking and Temporal Induction methods for simultaneously verifying multiple safety properties on the same model. The most efficient among our proposed algorithms for model checking are based on a simultaneous propositional satisfiability procedure (SSAT for short), which we design for solving related propositional objectives simultaneously, by sharing the learned clauses and the search. The SSAT algorithm is fully incremental in the sense that all clauses learned while solving one objective can be reused for the remaining objectives. Furthermore, our SSAT algorithm ensures that the SSAT solver will never re-visit the same sub-space during the search, even if there are several satisfiability objectives, hence one traversal of the search space is enough. Finally, in SSAT all SAT objectives are watched simultaneously, thus we can solve several other SAT objectives when the search is oriented to solve a particular SAT objective first. Experimental results on Intel designs demonstrate that our new algorithms can be orders of magnitude faster than the previously known techniques in this domain.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Biere, A., Cimatti, A., Clarke, E., Zhu, Y.: Symbolic model checking without bDDs. In: Cleaveland, W.R. (ed.) TACAS 1999. LNCS, vol. 1579, p. 193. Springer, Heidelberg (1999)

    Chapter  Google Scholar 

  2. Biere, A., Cimatti, A., Clarke, E., Strichman, O., Zhu, Y.: Bounded Model Checking. Chapter in Advances in Computers 58 (2003)

    Google Scholar 

  3. Bryant, R.E.: Graph-based algorithms for Boolean function manipulation. IEEE Trans. Computers C-35(8) (1986)

    Google Scholar 

  4. Clarke, E.M., Grumberg, O., Peled, D.A.: Model Checking. MIT Press, Cambridge (1999)

    Google Scholar 

  5. Davis, M., Logemann, G., Loveland, D.: A machine program for theorem proving. Communications of the ACM (5), 394–397 (1962)

    Google Scholar 

  6. Davis, M., Putnam, H.: A computing procedure for quantification theory. J. ACM 7 (1960)

    Google Scholar 

  7. Eén, N., Sörensson, N.: Temporal induction by incremental SAT solving. In: International Workshop on Bounded Model Checking, BMC 2003 (2003)

    Google Scholar 

  8. Fraer, R., Ikram, S., Kamhi, G., Leonard, T., Mokkedem, A.: Accelerated verification of RTL assertions based on satisfiability solvers, HLDVT (2002)

    Google Scholar 

  9. Goldberg, E., Novikov, Y.: An efficient learning procedure for multiple implication check. In: Design, Automation, and Test in Europe, DATE 2001 (2001)

    Google Scholar 

  10. Gomes, C.P., Selman, B., Kautz, H.: Boosting combinatorial search through randomization. In: National Conference on Artificial Intelligence (1998)

    Google Scholar 

  11. Kuehlmann, A., Ganai, M.K., Paruthi, V.: Circuit-based Boolean reasoning. In: DAC (2001)

    Google Scholar 

  12. Khasidashvili, Z., Skaba, M., Kaiss, D., Hanna, Z.: Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints. In: ICCAD 2004 (2004)

    Google Scholar 

  13. Lynce, I., Marques-Silva, J.: Building state-of-the-art SAT solvers. In: European Conference on Artificial Intelligence, ECAI (2002)

    Google Scholar 

  14. Marques Silva, J.P., Sakallah, K.A.: Robust search algorithm for test pattern generation. In: IEEE Fault-Tolerant Computing Symposium (1997)

    Google Scholar 

  15. Marques-Silva, J.P., Sakallah, K.A.: GRASP: A search algorithm for propositional satisfiability. IEEE Transactions on Computers 48 (1999)

    Google Scholar 

  16. McMillan, K.L.: Symbolic Model Checking. Kluwer, Dordrecht (1993)

    Book  MATH  Google Scholar 

  17. Nadel, A.: Backtrack search algorithms for propositional satisfiability: Review and Innovations, Master Thesis, the Hebrew University of Jerusalem (2002)

    Google Scholar 

  18. Prasad, M., Biere, A., Gupta, A.: A survey of recent advances in SAT-based formal verification. Int. Journal on Software Tools for Technology Transfer (STTT) 7(2) (2005)

    Google Scholar 

  19. Sheeran, M., Singh, S., Stalmarck, G.: Checking safety properties using induction and a SAT-solver. In: Johnson, S.D., Hunt Jr., W.A. (eds.) FMCAD 2000. LNCS, vol. 1954, pp. 108–125. Springer, Heidelberg (2000)

    Chapter  Google Scholar 

  20. Strichman, O.: Accelerating bounded model checking of safety properties. Formal Methods in System Design 24 (2004)

    Google Scholar 

  21. Zabih, R., McAllester, D.A.: A rearrangement search strategy for determining propositional satisfiability. In: National Conference on Artificial Intelligence (1988)

    Google Scholar 

  22. Zhang, L., Madigan, C.F., Moskewicz, M.H., Malik, S.: Efficient conflict driven learning in a boolean satisfiability solver. In: International Conference on Computer Aided Design, ICCAD 2001 (2001)

    Google Scholar 

  23. Whittemore, J., Kim, K., Sakallah, K.: SATIRE: A new incremental satisfiability engine. In: DAC (2001)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2006 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Khasidashvili, Z., Nadel, A., Palti, A., Hanna, Z. (2006). Simultaneous SAT-Based Model Checking of Safety Properties. In: Ur, S., Bin, E., Wolfsthal, Y. (eds) Hardware and Software, Verification and Testing. HVC 2005. Lecture Notes in Computer Science, vol 3875. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11678779_5

Download citation

  • DOI: https://doi.org/10.1007/11678779_5

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-32604-5

  • Online ISBN: 978-3-540-32605-2

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics