Abstract
The goal of the paper is to present a formal, rigorous approach to the design of logic controllers, which are implemented as independent control units or as central control parts inside modern reconfigurable microsystems. A discrete model of a dedicated digital system is derived from the control interpreted Petri net behavioral specification and considered as a modular concurrent state machine. After hierarchical and distributed local state encoding, an equivalent symbolic description of a sequential system is reflected in field programmable logic by means of commercial CAD tools. The desired behavior of the designed reprogrammable logic controller can be validated by simulation in a VHDL environment.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
M. Adamski, Parallel controller implementation using standard PLD software. In: W.R. Moore, W. Luk (eds.), FPGAs. Abingdon EE&CS Books, Abingdon, England, pp. 296–304 (1991).
M. Adamski, SFC, Petri nets and application specific logic controllers. In: Proc. of the IEEE Int. Conf. on Systems, Man, and Cybern., San Diego, USA, pp. 728–733 (1998).
M. Adamski, M. Wegrzyn (eds.), Discrete-Event System Design DESDes’01, Technical University of Zielona Gora Press Zielona Góra, ISBN: 83-85911-62-6 (2001).
K. Bilinski, M. Adamski, J.M. Saul, E.L. Dagless, Petri Net based algorithms for parallel controller synthesis. IEE Proceedings-E, Computers and Digital Techniques, 141, 405–412 (1994).
R. David, H. Alla, Petri Nets & Grafcet. Tools for Modelling Discrete Event Systems. Prentice Hall, New York (1992).
J.M. Fernandes, M. Adamski, A.J. Proença, VHDL generation from hierarchical Petri net specifications of parallel controllers. IEE Proceedings-E, Computer and Digital Techniques, 144, 127–137 (1997).
M. Heiner, Petri Net based system analysis without state explosion. In: Proceedings of High Performance Computing’98, April 1998, SCS Int., San Diego, pp. 394–403 (1988).
T. Kozlowski, E.L. Dagless, J.M. Saul, M. Adamski, J. Szajna, Parallel controller synthesis using Petri nets. IEE Proceedings-E, Computers and Digital Techniques, 142, 263–271 (1995).
N. Marranghello, W. de Oliveira, F. Damianini, Modeling a processor with a Petri net extension for digital systems. In: Proceedings of Conference on Design Analysis and Simulation of Distributed Systems-DASD 2004, Part of the ASTC, Washington, DC, USA (2004).
T. Murata, Petri Nets: Properties, analysis and applications. Proceedings of the IEEE, 77(4), 541–580 (1989).
J.S. Sagoo, D.J. Holding, Acomparison of temporal Petri net based techniques in the specification and design of hard real-time systems. Microprocessing and Microprogramming, 32, 111–118 (1991).
M.E. Szabo (Ed.), The collected papers of Gerhard Gentzen. North-Holland Publishing Company, Amsterdam (1969).
A. Yakovlev, L. Gomes, L. Lavagno (eds.), Hardware Design and Petri Nets. Kluwer Academic Publishers, Boston (2000).
A.D. Zakrevskij, Parallel Algorithms for Logical Control. Institute of Engineering Cybernetics of NAS of Belarus, Minsk (1999) (Book in Russian).
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer Science+Business Media, Inc.
About this chapter
Cite this chapter
Adamski, M. (2005). Formal Logic Design of Reprogrammable Controllers. In: Design of Embedded Control Systems. Springer, Boston, MA. https://doi.org/10.1007/0-387-28327-7_2
Download citation
DOI: https://doi.org/10.1007/0-387-28327-7_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-23630-8
Online ISBN: 978-0-387-28327-2
eBook Packages: EngineeringEngineering (R0)